The Next Generation Linear Collider (NLC) represents a significant challenge for high voltage modulator technology.
INTRODUCTION
The Next Linear Collider (NLC) is expected to require approximately 3200 klystrons, operating at 500kV and 265A. Typical pulsewidths are to be 3pec, with a flattop of f3%, and a pulse repetition frequency of 120Hz.
Not only do these requirements pose a strong technical challenge to the modulator designer, but the life-cycle costs the power efficiency of these systems. Life cycle modeling shows that power inefficiency costs result in incremental $5M per percentage point (over a 10 year life). Additional key elements include aspects of maintainability and reliability -major operating logistics for a system of hundreds (or thousands) of modulators.
NLC and DTI are working on several topologies of solid state modulator design to address these issues [I, 21. i of the NLC system are shown to be crucially dependent on systems as "crowbar replacements", to provide fast arc protection as well as fast pulsing. One typical system, installed at Communications and Power Industries (CPI) in Palo Alto for testing of high power gyrotrons and klystrons, operates at voltages up to 140kV and currents up to 500A. (Figures 1 and 2 
II. MODULATOR BASICS

HYBRID OVERVIEW:
The architecture of the hybrid design is shown in Figure 3 . The key to effective design of the hybrid is careful attention to inductance in the primary circuit -implied by the very high primary currents and lower primary voltages, and fast risetimes required. In a previous paper [2] , we showed a The system design assembles the series of switching elements in a transmission line topology, where the modules are bussed together, and the return current (back to the capacitor chassis) is strapped a fixed distance away on a similar bus, with dielectric spacer. The aspect ratio of this buswork allows a degree of freedom in the modulator design, which is used to optimize the risetime without undue overshoot.
The transmission line topology continues from the energy storage capacitors to the transformer primary windings. The very high voltage secondary circuit comprises flying leads from the pulse transformer to the klystrons -as the inductance in the secondary circuit is of little consequence. (see Figures 4 and 5) Models have been constructed, of both analytic origin (i.e. spreadsheet integration of circuit equations) and fully numeric origin (commercial SPICE packages). The former lend themselves to parametric studies, while the latter serve as benchmark and confirmation. Results show that risetime from 0 to 97% can be optimized for net 80% efficiency of the system.
One annoying difficulty (and cautionary note) midway through our research and design process was an undocumented improvement in the selected IGBTs by the manufacturer. These devices, largely intended for the traction markets, are judged superior when designed with a large short-circuit safe operating area. This, unfortunately, slows down risetime in our type of application. Several workarounds are possible and in progress. 
IV. HARD SWITCH
In pursuit of higher wall plug efficiency, we are studying two alternate topologies that eliminate the transformer, and its associated -5-10% core and magnetization losses. One further benefit of transformer elimination is that the additional silicon is generally a more ideal switch than the transformer, thus there is less reactive circuit perturbation as well, and consequently greater efficiency improvements.
The net 10 year result of a 10% efficiency savings may be $15k to $30k per klystron over the NLC system. The prime disadvantage of these systems is that silicon switches must experience the full 500kV of the load. The DTI switch modules conventionally are powered via an inverter supply, coupled with a single turn primary transformer. The HV standoff and parasitic capacitance preclude using this technique at 500kV. Instead, both systems utilize a patented technique for powering the gate drive and diagnostic circuits (for each switch stage) directly off of the HV line itself. (Figure 7) The hard switch design is most strongly constrained by the system parasitic capacitance. The reduction of this is greatly aided by configuring the switching modules in an axial "wrap", whereby the load end of the series stack is at the center of the system, and self-shielded by outlying modules (Figure 6 ). The outer layer of the configuration is closest to the 500kV DC end, thus the associated parasitic capacitance is effectively lessened through the smaller charging excursions. Modeling results show that >90% efficiency is possible for a design optimized to power eight klystrons in parallel. This is only possible for very carefully configured switch assemblies however -the net 10 year cost to NLC of additional stray capacitance on each modulator is $140WpF!
V. MARXBANK
The third architecture being investigated is a Marx Bank system, first proposed for NLC application by A. Krasnykh et a1 131. Similarly to the hard switch, the Marx bank uses no pulse transformer, instead supplying additional silicon to switch to full voltage. The prime advantage of the Marx bank architecture over the hard switch is the elimination of the 500kV DC standoff problem from the system engineering. This must be offset by the requirement of repetitively elevating the larger physical bulk of the energy storage capacitors to pulse voltage and back, thus the higher parasitic capacitance penalty that must be paid. The currents low, yet low enough to make the intra-module parasitic capacitances negligible.
These results show that 90% efficiency appears attainable. One such system is shown in Figure 9 : air insulated, 16 decks of 32kV per deck, for overall dimensions of about 3'xSxlO'. The use of very flat high energy density energy storage capacitors is key to the success of this -we are currently investigating the designs of metallized paper with suppliers.
The key advantage of the Marx system over the hybrid modulator is thus a faster risetime and higher efficiency, and a flatter pulse. The tradeoff for this is a higher equipment cost -probably 20%-40% higher ultimately.
VI. SUMMARY
DTI bas developed multiple, solid state modulator topologies which will meet the NLC requirements. The major distinctions between them relate to construction cost, operating cost (primarily measured by modulator efficiency), and technological risk. In our efforts across these topologies, our objective has been to minimize total life cycle cost.
The Hybrid Modulator, designed for a 2 klystron load, is low risk, supports easy maintenance, and represents a relatively mature solid state architecture. It is currently estimated to be the lowest manufacturing cost, but also has lowest efficiency of these three architectures (about 80% -still significantly higher than a conventional line-type modulator). This design is essentially complete, and full scale construction is underway at DTI. The Hybrid Modulator prototype delivery to SLAC is scheduled at the end of 2001.
The hard-switch system drives eight klystrons. It has the highest efficiency (90%) and good pulse shape, but also has the highest risk and a complicated mechanical structure.
The Marx bank drives one or two klystrons. The risk is low to moderate, maintenance is easy, and the efficiency is high (nearly 90%). The pulse shape is clean, and the life cycle cost may be better than that of the Hybrid Modulator.
